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Abstract
Analog notch filters schematics are very rare. Two circuit diagrams are reviewed with
symbolic equations. The first schematic is analog notch filter based on twin-T circuit
diagram. The second schematic is analog notch filter based on the Friend biquad circuit.
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1. Introduction
Notch filters or band stop filters have many types of applications. The first application is
interference mitigation in GNSS receiver [1]. The second application is the removal of
powerline noise from biomedical signals which have operating frequency range from 50 to
60 Hz, while biomedical signal such as EEG has magnitude response in the range of 1–40 Hz
[2]. The third application is for a radio frequency image rejection [3]. The fourth application is
for an interference rejection in UWB systems. In this application, the filter can notch the
magnitude more than 35 db at operating frequency of 900 MHz [4].
A second-order notch can be constructed using an LCR passive prototype. The advent of the
very large-scale integration allows tens of thousands of transistors to be fabricated in an
integrated circuit. CMOS analog notch filters can be easily designed and built in an IC chip.
There are many types of techniques to design analog filter at the architecture or block diagram
level such as active RC filter, Gm-C filter, switched Capacitor filter, etc. In this chapter, we will
design analog notch filter based on Gm-C filter block diagram.
© 2018 The Author(s). Licensee InTech. This chapter is distributed under the terms of the Creative Commons
Attribution License (http://creativecommons.org/licenses/by/3.0), which permits unrestricted use,
distribution, and reproduction in any medium, provided the original work is properly cited.
2. Transconductor capacitor filter based on floating active inductors
There are many choices of transconductor in the literatures. The first transconductor was
published by Nedungadi [5]. It is proposed since 1984. This transconductor is very linear; its
linear range can be extended by design and simulation. The circuit diagram is shown in
Figure 1. Its typical linear range, which is output current versus input voltage, can be plotted
by level 1 transistor model as follows.







VGS  VTHð Þ







VGS  VTHð Þ
2 1 λVDSð Þ (2)
where ID is the drain current, μn is the electron mobility, μp is the hole mobility, Cox is oxide
thickness and λ is the channel length modulation.
For submicron CMOS, drain current of NMOS and PMOS transistor can be shown in the
formulas (3) and (4). As a consequence of high electric field, both x and y dimensions are a
derivative of electric filed by distance along x- and y-axes:
Figure 1. (a) Differential amplifier with cross couple concept, (b) replacement of ideal voltage source with transistor in (a),


















 η , η ¼ 1:85 for 0:13 μm
(3)
IDS ¼WvsatCox
VGS  VTHð Þ
2
VGS  VTHð Þ þ ECL
≈WvsatCox VGS  VTHð Þ
ECL≫VGS  VTH for long channel device
ECL≪VGS  VTH for short channel device
(4)
In order for someone to plot linear range by using multiple transistors, output current can be
written as a function input voltage by writing KVL around the loop. Another way of represen-
tation is to derive small signal transconductance gain in frequency domain which is a ratio of
output current which flows out from the output node divided by input voltage. Small-signal
equivalent circuit concept can make the circuit analysis difficult because of parasitic capaci-
tance. Transconductor circuit diagram which has too many transistors may not work if it is
believed in small-signal circuit concept because the circuit has too many poles and zeros which
make the element substitution of transconductor to deviate from ideal transfer function of LCR
prototype.
3. Second-order notch filter
Circuit idea of notch filter is very rare. This is because the theory of an ideal second-order
transfer function is well defined. The notch filter or band reject filer is found to be expressed as
(5) below [7]:








where ωz is the notch frequency, ωp is a pole frequency and ωz ¼ ωp.
Numerator polynomial can be designed to have any value so that the roots of the numerator
polynomial have roots of it equal with complex zero after equating them with zero.
The circuit which implements this function is called twin-T RC network which can be drawn in
Figures 2 and 3.




The notch filter block diagram is analyzed with Kirchoff current law to prove that it is notch
filter transfer function. There are two notch circuits in this appendix. The passive element has
its own name without any duplication of names. The current is assumed to flow from left to
right and flow from positive potential to ground. Also assume that all nodes in the circuit have
positive potential except ground node.



















Figure 3. The Friend Biquad circuit.






















V in  V1ð Þ sC1R3ð Þ ¼ V1 sC1R1ð Þ þ V1  Voutð ÞR1R3
V in sC1R3ð Þ ¼ V1 sC1R1 þ sC1R3 þ R1R3ð Þ  Vout R1R3ð Þ
(9)








V in  V2ð ÞsC3R2 ¼ V2 sC2R2ð Þ þ V2  Voutð Þs
2 C2C3ð Þ









V in sC3R2ð Þ þ Vout s
2 C2C3ð Þ
 















V1  Voutð ÞR2R4 þ V2  Voutð ÞsC1R4 ¼ Vout 1þ sC4R4ð Þ sC1R2ð Þ
V1 R2R4ð Þ þ V2 sC1R4ð Þ ¼ Vout sC1R2 þ s





C4R4C1R2 þ s C1R2 þ C1R4ð Þ þ R2R4
 





2a21 þ sa11 þ a01
 




Substitute Eq. (11) into an Eq. (9):









V in  V1ð Þ sC1R3ð Þ ¼ V1 sC1R1ð Þ þ V1  Voutð ÞR1R3
V in sC1R3ð Þ ¼ V1 sC1R1 þ sC1R3 þ R1R3ð Þ  Vout R1R3ð Þ
V in sC1R3ð Þ ¼
Vout s
2
a21 þ sa11 þ a01
 
 V2 sC1R4ð Þ
R2R4ð Þ
 	
sC1R1 þ sC1R3 þ R1R3ð Þ  Vout R1R3ð Þ
V in sC1R3 R2R4ð Þð Þ ¼ Vout s
2a21 þ sa11 þ a01
 
 V2 sC1R4ð Þ

 
sC1R1 þ sC1R3 þ R1R3ð Þ
Vout R1R3ð Þ R2R4ð Þ
V in sa12ð Þ ¼ Vout s
2
a21 þ sa11 þ a01
 
s C1R1 þ sC1R3ð Þ þ R1R3ð Þ  R1R3ð Þ R2R4ð Þ

 
V2 sC1R4ð Þ s C1R1 þ C1R3ð Þ þ R1R3ð Þ
(12)
Substitute an Eq. (10) into an Eq. (12):
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V in sa12ð Þ ¼ Vout s
2a21 þ sa11 þ a01
 
s C1R1 þ sC1R3ð Þ þ R1R3ð Þ  R1R3ð Þ R2R4ð Þ

 
V2 sC1R4ð Þ s C1R1 þ C1R3ð Þ þ R1R3ð Þ
V in sa12ð Þ ¼ Vout s
2a21 þ sa11 þ a01
 




V in sC3R2ð Þ þ Vout s
2 C2C3ð Þ
 
sC3R2 þ sC2R2 þ s2C2C3ð Þ
 	
sC1R4ð Þ s C1R1 þ C1R3ð Þ þ R1R3ð Þ
V in sa12ð Þ




2a21 þ sa11 þ a01
 
s C1R1 þ sC1R3ð Þ þ R1R3ð Þ  R1R3ð Þ R2R4ð Þ
sC3R2 þ sC2R2 þ s
2C2C3
 




sC1R4ð Þ s C1R1 þ C1R3ð Þ þ R1R3ð Þ
(13)
V in sa12ð Þ




2a21 þ sa11 þ a01
 
s C1R1 þ C1R3ð Þ þ R1R3ð Þ  R1R3ð Þ R2R4ð Þ

 
s C3R2 þ C2R2ð Þ þ s
2C2C3
 




sC1R4ð Þ s C1R1 þ C1R3ð Þ þ R1R3ð Þ
V in s
3 a12C2C3ð Þ þ s




s3a21 C1R1 þ sC1R3ð Þ þ s
2
a21 R1R3  R1R3ð Þ R2R4ð Þð Þ





þs a11ð Þ R1R3  R1R3ð Þ R2R4ð Þð Þ þ a01 C1R1 þ C1R3ð Þ½ 



















3 a12C2C3ð Þ þ s





2a23 þ sa13 þ a03

 












a33 ¼ a21 C1R1 þ sC1R3ð Þ, a23 ¼
a21 R1R3  R1R3ð Þ R2R4ð Þð Þ





a13 ¼ a11ð Þ R1R3  R1R3ð Þ R2R4ð Þð Þ þ a01 C1R1 þ C1R3ð Þ½ 
a03 ¼ a01 R1R3  R1R3ð Þ R2R4ð Þð Þ
V in s
3 a12C2C3 þ C3R2C1R4ð Þ C1R1 þ C1R3ð Þð Þ þ s





2a23 þ sa13 þ a03

 


















2a23 þ sa13 þ a03

 








a34 ¼ a12C2C3 þ C3R2C1R4ð Þ C1R1 þ C1R3ð Þð Þ, a24 ¼ a12 C3R2 þ C2R2ð Þ, a14 ¼ C3R2R1R3








4 a23C2C3 þ a33 C3R2 þ C2R2ð Þð Þ
þs3 a23 C3R2 þ C2R2ð Þ þ a13 C3R2 þ C2R2ð Þ  a35ð Þ
þs2 a13 C3R2 þ C2R2ð Þ þ a03C2C3  a25ð Þ













4 a23C2C3 þ a33 C3R2 þ C2R2ð Þð Þ
þs3 a23 C3R2 þ C2R2ð Þ þ a13 C3R2 þ C2R2ð Þ  a35ð Þ
þs2 a13 C3R2 þ C2R2ð Þ þ a03C2C3  a25ð Þ











3 a23C2C3 þ a33 C3R2 þ C2R2ð Þð Þ
þs2 a23 C3R2 þ C2R2ð Þ þ a13 C3R2 þ C2R2ð Þ  a35ð Þ
þs a13 C3R2 þ C2R2ð Þ þ a03C2C3  a25ð Þ







V in  V1
R1
 
¼ V1  V4ð ÞsC1 þ V1  V2ð ÞsC2
V in  V1 ¼ V1 sC1R1 þ sC2R1ð Þ  V2 sC2R1ð Þ  V4 sC1R1ð Þ
V in ¼ V1 sC1R1 þ sC2R1 þ 1ð Þ  V2 sC2R1ð Þ  V4 sC1R1ð Þ
V in  V1x1 þ V2x2 þ V4x3 ¼ 0
x1 ¼ sC1R1 þ sC2R1 þ 1ð Þ
x2 ¼ sC2R1ð Þ
x3 ¼ sC1R1ð Þ
(17)






















V1 sC2ð Þ  V2x4 þ V4x5 ¼ 0








































































































Av V3  V2ð Þ ¼
Vout  V4
R7












All of these equations can be written in matrix form as follows:
1 x1 x2 0 x3 0
0 sC2 x4 0 x5 0
x6 0 0 x7 x8 0
0 0 0 x9 x10 x11



























From Eq. (17), it can be rewritten as follows:
V in  V1x1 þ V2x2 þ V4x3 ¼ 0
V in ¼ V1x1  V2x2  V4x3
(23)
Substitute Eq. (23) into Eq. (19); we will get the following equation:
V in ¼ V1x1  V2x2  V4x3
V inx6  V3x7 þ V4x8 ¼ 0
V1x1  V2x2  V4x3ð Þx6  V3x7 þ V4x8 ¼ 0





 V3x7 þ V4 y3
 
¼ 0
y1 ¼ x1x6ð Þ ¼
s C1R1 þ C2R1ð Þ þ 1½ 
R2
y2 ¼ x2x6ð Þ ¼
sC2R1ð Þ
R2







R2  sC1R1R6ð Þ
R6R2
(24)
All of these equations can be written in matrix form as follows:
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1 x1 x2 0 x3 0
0 sC2 x4 0 x5 0
0 y1 y2 x7 y3 0
0 0 0 x9 x10 x11
0 0 Av Av x12 x12








































Substitute Eq. (26) into Eq. (17); we will get the following equation:
V1 ¼
V2y2 þ V3x7  V4y3
y1
 
V in  V1x1 þ V2x2 þ V4x3 ¼ 0
V in 
V2y2 þ V3x7  V4y3
y1
 
x1 þ V2x2 þ V4x3 ¼ 0













V in þ V2y4  V3y5 þ V4y6 ¼ 0








s C1R1 þ C2R1ð Þ þ 1
s C1R1 þ C2R1ð Þ þ 1
 















s C1R1 þ C2R1ð Þ þ 1




















s C1R1 þ C2R1ð Þ þ 1ð ÞR2











All of these equations can be written in matrix form as follows:
1 0 y4 y5 y6 0
0 sC2 x4 0 x5 0
0 y1 y2 x7 y3 0
0 0 0 x9 x10 x11
0 0 Av Av x12 x12




























From Eq. (18), it can be rewritten as follows:


































































s C1R1 þ C2R1ð Þ þ 1ð Þ  sC2R1ð ÞsC2
sC2R2
¼































R2  sC1R1R6ð Þð ÞsC2R3  R6 s C1R1 þ C2R1ð Þ þ 1½ ð Þ
sC2R2R3R6
y8 ¼
s2 C1R1R6C2R3ð Þ þ s R2C2R3  R6C1R1  R6C2R1ð Þ  R6
sC2R2R3R6
(30)
All of these equations can be written in matrix form as follows:
1 0 y4 y5 y6 0
0 sC2 x4 0 x5 0
0 0 y7 x7 y8 0
0 0 0 x9 x10 x11
0 0 Av Av x12 x12



























Design of High-Order CMOS Analog Notch Filter with 0.18 μm CMOS Technology
http://dx.doi.org/10.5772/intechopen.73157
145
From Eq. (30), it can be rewritten as follows:
















y4  V3y5 þ V4y6 ¼ 0





















Update matrix in Eq. (31) by substituting Eq. (33) into as follows:
1 0 0 y9 y10 0
0 sC2 x4 0 x5 0
0 0 y7 x7 y8 0
0 0 0 x9 x10 x11
0 0 Av Av x12 x12
































V1 sC2ð Þ  V2x4 þ V4x5 ¼ 0




x4 þ V4x5 ¼ 0









V1 sC2ð Þ  V3y11 þ V4y12 ¼ 0
(35)
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1 0 0 y9 y10 0
0 sC2 0 y11 y12 0
0 0 y7 x7 y8 0
0 0 0 x9 x10 x11














































 Voutx12 ¼ 0
V3z1 þ V4z2  Voutx12 ¼ 0
(37)
Update matrix in Eq. (34) by substituting Eq. (37) into as follows:
1 0 0 y9 y10 0
0 sC2 0 y11 y12 0
0 0 y7 x7 y8 0
0 0 0 x9 x10 x11
0 0 0 z1 z2 x12



























From Eq. (20), it can be rewritten as follows:
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V4z3  Voutz4 ¼ 0
(40)
Update matrix in Eq. (36) by substituting Eq. (40) into as follows:
1 0 0 y9 y10 0
0 sC2 0 y11 y12 0
0 0 y7 x7 y8 0
0 0 0 x9 x10 x11
0 0 0 0 z3 z4





































x7 þ V4y8 ¼ 0









V2y7 þ V4z5 þ Voutz6 ¼ 0
(42)
Update matrix in Eq. (41) by substituting Eq. (40) into as follows:
1 0 0 y9 y10 0
0 sC2 0 y11 y12 0
0 0 y7 0 z5 z6
0 0 0 x9 x10 x11
0 0 0 0 z3 z4






































y9 þ V4y10 ¼ 0










V in þ V4z7  Voutz8 ¼ 0
(44)
Update matrix in Eq. (43) by substituting Eq. (44) into as follows:
1 0 0 0 z7 z8
0 sC2 0 y11 y12 0
0 0 y7 0 z5 z6
0 0 0 x9 x10 x11
0 0 0 0 z3 z4



























Substitute Eq. (37) into Eq. (44); we will get the following equation:





V in þ V4z7  Voutz8 ¼ 0




z7  Voutz8 ¼ 0
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